summaryrefslogtreecommitdiff
path: root/plugins/arm/v7/opdefs/ldr_A8865.d
blob: ebb4e09d4db59c2fb7404f2996b898b147d84e09 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62

/* Chrysalide - Outil d'analyse de fichiers binaires
 * ##FILE## - traduction d'instructions ARMv7
 *
 * Copyright (C) 2015 Cyrille Bagard
 *
 *  This file is part of Chrysalide.
 *
 *  Chrysalide is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 3 of the License, or
 *  (at your option) any later version.
 *
 *  Chrysalide is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with Foobar.  If not, see <http://www.gnu.org/licenses/>.
 */


@title LDR (register, Thumb)

@desc Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted. For information about memory accesses, see Memory accesses on page A8-294. The Thumb form of LDR (register) does not support register writeback.

@encoding (t1) {

	@half 0 1 0 1 1 0 0 Rm(3) Rn(3) Rt(3)

	@syntax <reg_T> <mem_access>

	@conv {

		reg_T = Register(Rt)
		reg_N = Register(Rn)
		reg_M = Register(Rm)
		mem_access = MakeMemoryAccess(reg_N, reg_M, NULL, true, false, false)

	}

}

@encoding (T2) {

	@word 1 1 1 1 1 0 0 0 0 1 0 1 Rn(4) Rt(4) 0 0 0 0 0 0 imm2(2) Rm(4)

	@syntax ".W" <reg_T> <mem_access>

	@conv {

		reg_T = Register(Rt)
		reg_N = Register(Rn)
		reg_M = Register(Rm)
		shift = DecodeImmShift(0, imm2)
		mem_access = MakeMemoryAccess(reg_N, reg_M, shift, true, false, false)

	}

}