summaryrefslogtreecommitdiff
path: root/plugins/arm/v7/opdefs/ldrd_A8872.d
blob: c73fdca64ce3e908b75648b15e1b8d17e42b7234 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75

/* Chrysalide - Outil d'analyse de fichiers binaires
 * ##FILE## - traduction d'instructions ARMv7
 *
 * Copyright (C) 2015 Cyrille Bagard
 *
 *  This file is part of Chrysalide.
 *
 *  Chrysalide is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 3 of the License, or
 *  (at your option) any later version.
 *
 *  Chrysalide is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with Foobar.  If not, see <http://www.gnu.org/licenses/>.
 */


@title LDRD (immediate)

@desc Load Register Dual (immediate) calculates an address from a base register value and an immediate offset, loads two words from memory, and writes them to two registers. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page A8-294.

@encoding (T1) {

	@word 1 1 1 0 1 0 0 P(1) U(1) 1 W(1) 1 Rn(4) Rt(4) Rt2(4) imm8(8)

	@syntax <reg_T> <reg_T2> <mem_access>

	@conv {

		reg_T = Register(Rt)
		reg_T2 = Register(Rt2)
		reg_N = Register(Rn)
		imm32 = ZeroExtend(imm8:'00', 32)
		index = (P == '1')
		add = (U == '1')
		wback = (W == '1')
		mem_access = MakeMemoryAccess(reg_N, imm32, NULL, index, add, wback)

	}

}

@encoding (A1) {

	@word cond(4) 0 0 0 P(1) U(1) 1 W(1) 0 Rn(4) Rt(4) imm4H(4) 1 1 0 1 imm4L(4)

	@syntax <reg_T> <reg_T2> <mem_access>

	@conv {

		reg_T = Register(Rt)
		reg_T2 = NextRegister(reg_T)
		reg_N = Register(Rn)
		imm32 = ZeroExtend(imm4H:imm4L, 32)
		index = (P == '1')
		add = (U == '1')
		wback = (P == '0') || (W == '1')
		mem_access = MakeMemoryAccess(reg_N, imm32, NULL, index, add, wback)

	}

	@rules {

		chk_call StoreCondition(cond)

	}

}