summaryrefslogtreecommitdiff
path: root/src/arch/arm/v7/opdefs/bl_A8825.d
blob: da0def4b478786430ece5a1ca10f58b573389b76 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125

/* Chrysalide - Outil d'analyse de fichiers binaires
 * ##FILE## - traduction d'instructions ARMv7
 *
 * Copyright (C) 2015 Cyrille Bagard
 *
 *  This file is part of Chrysalide.
 *
 *  Chrysalide is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 3 of the License, or
 *  (at your option) any later version.
 *
 *  Chrysalide is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with Foobar.  If not, see <http://www.gnu.org/licenses/>.
 */


@title BL, BLX (immediate)

@desc Branch with Link calls a subroutine at a PC-relative address. Branch with Link and Exchange Instruction Sets (immediate) calls a subroutine at a PC-relative address, and changes instruction set from ARM to Thumb, or from Thumb to ARM.

@encoding (T1) {

	@word 1 1 1 1 0 S(1) imm10(10) 1 1 J1(1) 1 J2(1) imm11(11)

	@syntax <imm32>

	@conv {

		I1 = NOT(J1 EOR S)
		I2 = NOT(J2 EOR S)
		imm32 = SignExtend(S:I1:I2:imm10:imm11:'0', S & 0x1, 32)

	}

	@hooks {

		fetch = help_fetching_with_instruction_bl_from_thumb
		link = handle_call_as_link
		post = post_process_branch_and_link_instructions

	}

}

@encoding (T2) {

	@word 1 1 1 1 0 S(1) imm10H(10) 1 1 J1(1) 0 J2(1) imm10L(10) H(1)

	@syntax "blx" <imm32>

	@conv {

		I1 = NOT(J1 EOR S)
		I2 = NOT(J2 EOR S)
		imm32 = SignExtend(S:I1:I2:imm10H:imm10L:'00', S & 0x1, 32)

	}

	@hooks {

		fetch = help_fetching_with_instruction_blx_from_thumb
		link = handle_call_as_link
		post = post_process_branch_and_link_instructions

	}

}

@encoding (A1) {

	@word cond(4) 1 0 1 1 imm24(24)

	@syntax <imm32>

	@conv {

		imm32 = SignExtend(imm24:'00', imm24 & 0x800000, 32)

	}

	@rules {

		chk_call StoreCondition(cond)

	}

	@hooks {

		fetch = help_fetching_with_instruction_bl_from_arm
		link = handle_call_as_link
		post = post_process_branch_and_link_instructions

	}

}

@encoding (A2) {

	@word 1 1 1 1 1 0 1 H(1) imm24(24)

	@syntax "blx" <imm32>

	@conv {

		imm32 = SignExtend(imm24:H:'0', imm24 & 0x800000, 32)

	}

	@hooks {

		fetch = help_fetching_with_instruction_blx_from_arm
		link = handle_call_as_link
		post = post_process_branch_and_link_instructions

	}

}