summaryrefslogtreecommitdiff
path: root/src/arch/arm/v7/opdefs/cmp_A8838.d
blob: cd0254354203465a7450f804e80ee3575bb0d4a4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95

/* Chrysalide - Outil d'analyse de fichiers binaires
 * ##FILE## - traduction d'instructions ARMv7
 *
 * Copyright (C) 2015 Cyrille Bagard
 *
 *  This file is part of Chrysalide.
 *
 *  Chrysalide is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 3 of the License, or
 *  (at your option) any later version.
 *
 *  Chrysalide is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with Foobar.  If not, see <http://www.gnu.org/licenses/>.
 */


@title CMP (register)

@desc Compare (register) subtracts an optionally-shifted register value from a register value. It updates the condition flags based on the result, and discards the result.

@encoding (t1) {

	@half 0 1 0 0 0 0 1 0 1 0 Rm(3) Rn(3)

	@syntax <reg_N> <reg_M>

	@conv {

		reg_N = Register(Rn)
		reg_M = Register(Rm)

	}

}

@encoding (t2) {

	@half 0 1 0 0 0 1 0 1 N(1) Rm(4) Rn(3)

	@syntax <reg_N> <reg_M>

	@conv {

		reg_N = Register(N:Rn)
		reg_M = Register(Rm)

	}

}

@encoding (T3) {

	@word 1 1 1 0 1 0 1 1 1 0 1 1 Rn(4) 0 imm3(3) 1 1 1 1 imm2(2) type(2) Rm(4)

	@syntax ".W" <reg_N> <reg_M> <?shift>

	@conv {

		reg_N = Register(Rn)
		reg_M = Register(Rm)
		shift = DecodeImmShift(type, imm3:imm2)

	}

}

@encoding (A1) {

	@word cond(4) 0 0 0 1 0 1 0 1 Rn(4) 0 0 0 0 imm5(5) type(2) 0 Rm(4)

	@syntax <reg_N> <reg_M> <?shift>

	@conv {

		reg_N = Register(Rn)
		reg_M = Register(Rm)
		shift = DecodeImmShift(type, imm5)

	}

	@rules {

		chk_call StoreCondition(cond)

	}

}