diff options
author | Cyrille Bagard <nocbos@gmail.com> | 2018-04-02 11:58:42 (GMT) |
---|---|---|
committer | Cyrille Bagard <nocbos@gmail.com> | 2018-04-02 12:39:30 (GMT) |
commit | 1db4ef323b7a76093356ae76268132f3760e1631 (patch) | |
tree | fec36ee0ec1b6b2010b62ca4177edca0e31e2114 /plugins/arm/v7/opdefs/revsh_A88147.d | |
parent | 1bc80837dde03a32b5ab185067f7bd4c499a9850 (diff) |
Rewritten the whole instruction definition format.
Diffstat (limited to 'plugins/arm/v7/opdefs/revsh_A88147.d')
-rw-r--r-- | plugins/arm/v7/opdefs/revsh_A88147.d | 52 |
1 files changed, 35 insertions, 17 deletions
diff --git a/plugins/arm/v7/opdefs/revsh_A88147.d b/plugins/arm/v7/opdefs/revsh_A88147.d index 551582c..bd290cc 100644 --- a/plugins/arm/v7/opdefs/revsh_A88147.d +++ b/plugins/arm/v7/opdefs/revsh_A88147.d @@ -2,7 +2,7 @@ /* Chrysalide - Outil d'analyse de fichiers binaires * ##FILE## - traduction d'instructions ARMv7 * - * Copyright (C) 2015 Cyrille Bagard + * Copyright (C) 2017 Cyrille Bagard * * This file is part of Chrysalide. * @@ -23,18 +23,28 @@ @title REVSH -@desc Byte-Reverse Signed Halfword reverses the byte order in the lower 16-bit halfword of a 32-bit register, and sign-extends the result to 32 bits. +@id 146 + +@desc { + + Byte-Reverse Signed Halfword reverses the byte order in the lower 16-bit halfword of a 32-bit register, and sign-extends the result to 32 bits. + +} @encoding (t1) { @half 1 0 1 1 1 0 1 0 1 1 Rm(3) Rd(3) - @syntax <reg_D> <reg_M> + @syntax { + + @conv { + + reg_D = Register(Rd) + reg_M = Register(Rm) - @conv { + } - reg_D = Register(Rd) - reg_M = Register(Rm) + @asm revsh reg_D reg_M } @@ -44,12 +54,16 @@ @word 1 1 1 1 1 0 1 0 1 0 0 1 Rm(4) 1 1 1 1 Rd(4) 1 0 1 1 Rm(4) - @syntax ".W" <reg_D> <reg_M> + @syntax { - @conv { + @conv { - reg_D = Register(Rd) - reg_M = Register(Rm) + reg_D = Register(Rd) + reg_M = Register(Rm) + + } + + @asm revsh.w reg_D reg_M } @@ -59,18 +73,22 @@ @word cond(4) 0 1 1 0 1 1 1 1 1 1 1 1 Rd(4) 1 1 1 1 1 0 1 1 Rm(4) - @syntax <reg_D> <reg_M> + @syntax { - @conv { + @conv { - reg_D = Register(Rd) - reg_M = Register(Rm) + reg_D = Register(Rd) + reg_M = Register(Rm) - } + } + + @asm revsh reg_D reg_M + + @rules { - @rules { + check g_arm_instruction_set_cond(cond) - chk_call StoreCondition(cond) + } } |