diff options
author | Cyrille Bagard <nocbos@gmail.com> | 2018-05-28 20:34:24 (GMT) |
---|---|---|
committer | Cyrille Bagard <nocbos@gmail.com> | 2018-05-28 20:34:24 (GMT) |
commit | 5311a943dffcc410739509b9215ca464f6d1e54c (patch) | |
tree | 9c34b5176606aa7bb3dcfb5970a20e3f9b27f1c3 /plugins/arm/v7/opdefs/str_A88204.d | |
parent | 9f5ed46de568d3db882c939c8ca9d0117bff3369 (diff) |
Included support for ARMv7 system instructions.
Diffstat (limited to 'plugins/arm/v7/opdefs/str_A88204.d')
-rw-r--r-- | plugins/arm/v7/opdefs/str_A88204.d | 129 |
1 files changed, 0 insertions, 129 deletions
diff --git a/plugins/arm/v7/opdefs/str_A88204.d b/plugins/arm/v7/opdefs/str_A88204.d deleted file mode 100644 index 6182de8..0000000 --- a/plugins/arm/v7/opdefs/str_A88204.d +++ /dev/null @@ -1,129 +0,0 @@ - -/* Chrysalide - Outil d'analyse de fichiers binaires - * ##FILE## - traduction d'instructions ARMv7 - * - * Copyright (C) 2017 Cyrille Bagard - * - * This file is part of Chrysalide. - * - * Chrysalide is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; either version 3 of the License, or - * (at your option) any later version. - * - * Chrysalide is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - * - * You should have received a copy of the GNU General Public License - * along with Chrysalide. If not, see <http://www.gnu.org/licenses/>. - */ - - -@title STR (immediate, ARM) - -@id 203 - -@desc { - - Store Register (immediate) calculates an address from a base register value and an immediate offset, and stores a word from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page A8-294. - -} - -@encoding (A1) { - - @word cond(4) 0 1 0 P(1) U(1) 0 W(1) 0 Rn(4) Rt(4) imm12(12) - - @syntax { - - @subid 613 - - @assert { - - P == 1 - P == 1 && W == 0 - - } - - @conv { - - reg_T = Register(Rt) - reg_N = Register(Rn) - imm32 = ZeroExtend(imm12, 32) - maccess = MemAccessOffset(reg_N, imm32) - - } - - @asm str reg_T maccess - - @rules { - - check g_arm_instruction_set_cond(cond) - - } - - } - - @syntax { - - @subid 614 - - @assert { - - P == 1 - P == 0 || W == 1 - - } - - @conv { - - reg_T = Register(Rt) - reg_N = Register(Rn) - imm32 = ZeroExtend(imm12, 32) - maccess = MemAccessPreIndexed(reg_N, imm32) - - } - - @asm str reg_T maccess - - @rules { - - check g_arm_instruction_set_cond(cond) - - } - - } - - @syntax { - - @subid 615 - - @assert { - - P == 0 - P == 0 || W == 1 - - } - - @conv { - - reg_T = Register(Rt) - reg_N = Register(Rn) - imm32 = ZeroExtend(imm12, 32) - maccess = MemAccessPostIndexed(reg_N, imm32) - - } - - @asm str reg_T maccess - - @rules { - - check g_arm_instruction_set_cond(cond) - - } - - } - -} - |