diff options
author | Cyrille Bagard <nocbos@gmail.com> | 2017-12-02 11:04:35 (GMT) |
---|---|---|
committer | Cyrille Bagard <nocbos@gmail.com> | 2017-12-02 11:04:35 (GMT) |
commit | 2c988d3ec52cc4c949a35aca7ef335dac773df92 (patch) | |
tree | fe650d2fc8ddceb606abdf0d2e14e5ef6596be82 /src/arch/arm/v7/opdefs/add_A886.d | |
parent | 23abef53590bf3dd6f88ff4dbe81e306abfa4386 (diff) |
Created a plugin for the ARM support.
Diffstat (limited to 'src/arch/arm/v7/opdefs/add_A886.d')
-rw-r--r-- | src/arch/arm/v7/opdefs/add_A886.d | 83 |
1 files changed, 0 insertions, 83 deletions
diff --git a/src/arch/arm/v7/opdefs/add_A886.d b/src/arch/arm/v7/opdefs/add_A886.d deleted file mode 100644 index e4f9e00..0000000 --- a/src/arch/arm/v7/opdefs/add_A886.d +++ /dev/null @@ -1,83 +0,0 @@ - -/* Chrysalide - Outil d'analyse de fichiers binaires - * ##FILE## - traduction d'instructions ARMv7 - * - * Copyright (C) 2015 Cyrille Bagard - * - * This file is part of Chrysalide. - * - * Chrysalide is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; either version 3 of the License, or - * (at your option) any later version. - * - * Chrysalide is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - * - * You should have received a copy of the GNU General Public License - * along with Foobar. If not, see <http://www.gnu.org/licenses/>. - */ - - -@title ADD (register, Thumb) - -@desc This instruction adds a register value and an optionally-shifted register value, and writes the result to the destination register. It can optionally update the condition flags based on the result. - -@encoding (t1) { - - @half 0 0 0 1 1 0 0 Rm(3) Rn(3) Rd(3) - - @syntax "adds" <reg_D> <reg_N> <reg_M> - - @conv { - - reg_D = Register(Rd) - reg_N = Register(Rn) - reg_M = Register(Rm) - - } - -} - -@encoding (t2) { - - @half 0 1 0 0 0 1 0 0 DN(1) Rm(4) Rdn(3) - - @syntax <reg_DN> <reg_M> - - @conv { - - reg_DN = Register(DN:Rdn) - reg_M = Register(Rm) - - } - -} - -@encoding (T3) { - - @word 1 1 1 0 1 0 1 1 0 0 0 S(1) Rn(4) 0 imm3(3) Rd(4) imm2(2) type(2) Rm(4) - - @syntax <reg_D> <reg_N> <reg_M> <?shift> - - @conv { - - reg_D = Register(Rd) - reg_N = Register(Rn) - reg_M = Register(Rm) - setflags = (S == '1') - shift = DecodeImmShift(type, imm3:imm2) - - } - - @rules { - - if (setflags); chk_call ExtendKeyword("s") - chk_call ExtendKeyword(".w") - - } - -} - |