diff options
Diffstat (limited to 'plugins/arm/v7/opdefs/A88242_tst.d')
-rw-r--r-- | plugins/arm/v7/opdefs/A88242_tst.d | 63 |
1 files changed, 63 insertions, 0 deletions
diff --git a/plugins/arm/v7/opdefs/A88242_tst.d b/plugins/arm/v7/opdefs/A88242_tst.d new file mode 100644 index 0000000..ef1c4df --- /dev/null +++ b/plugins/arm/v7/opdefs/A88242_tst.d @@ -0,0 +1,63 @@ + +/* Chrysalide - Outil d'analyse de fichiers binaires + * ##FILE## - traduction d'instructions ARMv7 + * + * Copyright (C) 2017 Cyrille Bagard + * + * This file is part of Chrysalide. + * + * Chrysalide is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 3 of the License, or + * (at your option) any later version. + * + * Chrysalide is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with Chrysalide. If not, see <http://www.gnu.org/licenses/>. + */ + + +@title TST (register-shifted register) + +@id 234 + +@desc { + + Test (register-shifted register) performs a bitwise AND operation on a register value and a register-shifted register value. It updates the condition flags based on the result, and discards the result. + +} + +@encoding (A1) { + + @word cond(4) 0 0 0 1 0 0 0 1 Rn(4) 0 0 0 0 Rs(4) 0 type(2) 1 Rm(4) + + @syntax { + + @subid 725 + + @conv { + + reg_N = Register(Rn) + reg_M = Register(Rm) + shift_t = UInt(type) + reg_S = Register(Rs) + shift = BuildRegShift(shift_t, reg_S) + + } + + @asm tst reg_N reg_M shift + + @rules { + + check g_arm_instruction_set_cond(cond) + + } + + } + +} + |