diff options
Diffstat (limited to 'plugins/arm/v7/opdefs/teq_A88238.d')
-rw-r--r-- | plugins/arm/v7/opdefs/teq_A88238.d | 83 |
1 files changed, 0 insertions, 83 deletions
diff --git a/plugins/arm/v7/opdefs/teq_A88238.d b/plugins/arm/v7/opdefs/teq_A88238.d deleted file mode 100644 index def4bc4..0000000 --- a/plugins/arm/v7/opdefs/teq_A88238.d +++ /dev/null @@ -1,83 +0,0 @@ - -/* Chrysalide - Outil d'analyse de fichiers binaires - * ##FILE## - traduction d'instructions ARMv7 - * - * Copyright (C) 2017 Cyrille Bagard - * - * This file is part of Chrysalide. - * - * Chrysalide is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; either version 3 of the License, or - * (at your option) any later version. - * - * Chrysalide is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - * - * You should have received a copy of the GNU General Public License - * along with Chrysalide. If not, see <http://www.gnu.org/licenses/>. - */ - - -@title TEQ (register) - -@id 237 - -@desc { - - Test Equivalence (register) performs a bitwise exclusive OR operation on a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result. - -} - -@encoding (T1) { - - @word 1 1 1 0 1 0 1 0 1 0 0 1 Rn(4) 0 imm3(3) 1 1 1 1 imm2(2) type(2) Rm(4) - - @syntax { - - @subid 717 - - @conv { - - reg_N = Register(Rn) - reg_M = Register(Rm) - shift = DecodeImmShift(type, imm3:imm2) - - } - - @asm teq reg_N reg_M ?shift - - } - -} - -@encoding (A1) { - - @word cond(4) 0 0 0 1 0 0 1 1 Rn(4) 0 0 0 0 imm5(5) type(2) 0 Rm(4) - - @syntax { - - @subid 718 - - @conv { - - reg_N = Register(Rn) - reg_M = Register(Rm) - shift = DecodeImmShift(type, imm5) - - } - - @asm teq reg_N reg_M ?shift - - @rules { - - check g_arm_instruction_set_cond(cond) - - } - - } - -} - |