summaryrefslogtreecommitdiff
path: root/tests/analysis/contents/memory.py
diff options
context:
space:
mode:
Diffstat (limited to 'tests/analysis/contents/memory.py')
-rw-r--r--tests/analysis/contents/memory.py7
1 files changed, 4 insertions, 3 deletions
diff --git a/tests/analysis/contents/memory.py b/tests/analysis/contents/memory.py
index f99e607..d9daad2 100644
--- a/tests/analysis/contents/memory.py
+++ b/tests/analysis/contents/memory.py
@@ -7,6 +7,7 @@
from chrysacase import ChrysalideTestCase
+from pychrysalide import SourceEndian
from pychrysalide.analysis import BinContent
from pychrysalide.analysis.contents import MemoryContent
from pychrysalide.arch import vmpa, mrange
@@ -39,12 +40,12 @@ class TestMemoryContent(ChrysalideTestCase):
start = vmpa(14, vmpa.VmpaSpecialValue.NO_VIRTUAL)
- val = cnt.read_u16(start, BinContent.SourceEndian.LITTLE)
+ val = cnt.read_u16(start, SourceEndian.LITTLE)
self.assertEqual(val, 0x1817)
start = vmpa(10, vmpa.VmpaSpecialValue.NO_VIRTUAL)
- val = cnt.read_u32(start, BinContent.SourceEndian.LITTLE)
+ val = cnt.read_u32(start, SourceEndian.LITTLE)
self.assertEqual(val, 0x16150013)
@@ -63,4 +64,4 @@ class TestMemoryContent(ChrysalideTestCase):
with self.assertRaisesRegex(Exception, 'Invalid read access.'):
start = vmpa(0, vmpa.VmpaSpecialValue.NO_VIRTUAL)
- val = cnt.read_u16(start, BinContent.SourceEndian.LITTLE)
+ val = cnt.read_u16(start, SourceEndian.LITTLE)