blob: dd42971250d810cfa5bbc1e391d45b7f24d9f5ca (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Chrysalide. If not, see <http://www.gnu.org/licenses/>.
*/
@title MSR (register)
@id 107
@desc {
Move to Special register from ARM core register moves selected bits of an ARM core register to the APSR. For details of system level use of this instruction, see MSR (register) on page B9-1996.
}
@encoding (T1) {
@word 1 1 1 1 0 0 1 1 1 0 0 0 Rn(4) 1 0 0 0 mask(2) 0 0 0 0 0 0 0 0 0 0
@syntax {
@subid 338
@conv {
spec_reg = SpecRegFromMask(mask)
reg_N = Register(Rn)
}
@asm msr spec_reg reg_N
}
}
@encoding (A1) {
@word cond(4) 0 0 0 1 0 0 1 0 mask(2) 0 0 1 1 1 1 0 0 0 0 0 0 0 0 Rn(4)
@syntax {
@subid 339
@conv {
spec_reg = SpecRegFromMask(mask)
reg_N = Register(Rn)
}
@asm msr spec_reg reg_N
@rules {
check g_arm_instruction_set_cond(cond)
}
}
}
|
