blob: 5c4b03cf31586c15bd06ac52ffda29b17cb43c79 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Chrysalide. If not, see <http://www.gnu.org/licenses/>.
*/
@title STMDB (STMFD)
@id 196
@desc {
Store Multiple Decrement Before (Store Multiple Full Descending) stores multiple registers to consecutive memory locations using an address from a base register. The consecutive memory locations end just below this address, and the address of the first of those locations can optionally be written back to the base register. For details of related system instructions see STM (User registers) on page B9-2006.
}
@encoding (T1) {
@word 1 1 1 0 1 0 0 1 0 0 W(1) 0 Rn(4) 0 M(1) 0 register_list(13)
@syntax {
@subid 610
@conv {
reg_N = Register(Rn)
wb_reg = WrittenBackReg(reg_N, W)
registers = RegList('0':M:'0':register_list)
}
@asm stmdb wb_reg registers
}
}
@encoding (A1) {
@word cond(4) 1 0 0 1 0 0 W(1) 0 Rn(4) register_list(16)
@syntax {
@subid 611
@conv {
reg_N = Register(Rn)
wb_reg = WrittenBackReg(reg_N, W)
registers = RegList(register_list)
}
@asm stmdb wb_reg registers
@rules {
check g_arm_instruction_set_cond(cond)
}
}
}
|
