1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Chrysalide. If not, see <http://www.gnu.org/licenses/>.
*/
@title CPS (Thumb)
@id 388
@desc {
Change Processor State changes one or more of the CPSR.{A, I, F} interrupt mask bits and the CPSR.M mode field, without changing the other CPSR bits. CPS is treated as NOP if executed in User mode. CPS is UNPREDICTABLE if it is either: • attempting to change to a mode that is not permitted in the context in which it is executed, see Restrictions on updates to the CPSR.M field on page B9-1970 • executed in Debug state.
}
@encoding (t1) {
@half 1 0 1 1 0 1 1 0 0 1 1 im(1) 0 A(1) I(1) F(1)
@syntax {
@subid 3782
@assert {
im == 0
}
@conv {
iflags = IFlagsDefinition(a, i, f)
}
@asm cpsie iflags
}
@syntax {
@subid 3783
@assert {
im == 1
}
@conv {
iflags = IFlagsDefinition(a, i, f)
}
@asm cpsid iflags
}
}
@encoding (T2) {
@word 1 1 1 1 0 0 1 1 1 0 1 0 1 1 1 1 1 0 0 0 0 imod(2) M(1) A(1) I(1) F(1) mode(5)
@syntax {
@subid 3784
@assert {
M == 0
imod == 10
}
@conv {
iflags = IFlagsDefinition(a, i, f)
}
@asm cpsie.w iflags
}
@syntax {
@subid 3785
@assert {
M == 0
imod == 11
}
@conv {
iflags = IFlagsDefinition(a, i, f)
}
@asm cpsid.w iflags
}
@syntax {
@subid 3786
@assert {
M == 1
}
@conv {
direct_mode = UInt(mode)
}
@asm cps.w direct_mode
}
}
|
