blob: bb44a8e0e4cf30ceb7fe10d33ccf02790545736c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Chrysalide. If not, see <http://www.gnu.org/licenses/>.
*/
@title SUB (SP minus immediate)
@id 224
@desc {
This instruction subtracts an immediate value from the SP value, and writes the result to the destination register.
}
@encoding (t1) {
@half 1 0 1 1 0 0 0 0 1 imm7(7)
@syntax {
@subid 595
@conv {
reg_D = Register(13)
reg_SP = Register(13)
imm32 = ZeroExtend(imm7:'00', 32)
}
@asm sub ?reg_D reg_SP imm32
}
}
@encoding (T2) {
@word 1 1 1 1 0 i(1) 0 1 1 0 1 S(1) 1 1 0 1 0 imm3(3) Rd(4) imm8(8)
@syntax {
@subid 596
@assert {
S == 0
}
@conv {
reg_D = Register(Rd)
reg_SP = Register(13)
imm32 = ThumbExpandImm(i:imm3:imm8)
}
@asm sub.w ?reg_D reg_SP imm32
}
@syntax {
@subid 597
@assert {
S == 1
}
@conv {
reg_D = Register(Rd)
reg_SP = Register(13)
imm32 = ThumbExpandImm(i:imm3:imm8)
}
@asm subs.w ?reg_D reg_SP imm32
}
}
@encoding (T3) {
@word 1 1 1 1 0 i(1) 1 0 1 0 1 0 1 1 0 1 0 imm3(3) Rd(4) imm8(8)
@syntax {
@subid 598
@conv {
reg_D = Register(Rd)
reg_SP = Register(13)
imm32 = ZeroExtend(i:imm3:imm8, 32)
}
@asm subw ?reg_D reg_SP imm32
}
}
@encoding (A1) {
@word cond(4) 0 0 1 0 0 1 0 S(1) 1 1 0 1 Rd(4) imm12(12)
@syntax {
@subid 599
@assert {
S == 0
}
@conv {
reg_D = Register(Rd)
reg_SP = Register(13)
imm32 = ARMExpandImm(imm12)
}
@asm sub ?reg_D reg_SP imm32
@rules {
check g_arm_instruction_set_cond(cond)
}
}
@syntax {
@subid 600
@assert {
S == 1
}
@conv {
reg_D = Register(Rd)
reg_SP = Register(13)
imm32 = ARMExpandImm(imm12)
}
@asm subs ?reg_D reg_SP imm32
@rules {
check g_arm_instruction_set_cond(cond)
}
}
}
|
