summaryrefslogtreecommitdiff
path: root/src/arch/arm/v7/pseudo.h
diff options
context:
space:
mode:
authorCyrille Bagard <nocbos@gmail.com>2014-11-24 06:49:23 (GMT)
committerCyrille Bagard <nocbos@gmail.com>2014-11-24 06:49:23 (GMT)
commit96eee784837e6ed4cf9ce5f1cb2e0f8bff8bd9bf (patch)
treec7fd1108066e6359766bc18f8883b67b2b7f082f /src/arch/arm/v7/pseudo.h
parent2d833afa673b63a1a61e22ea2cdde59ed60b5ad1 (diff)
Update the list of handled ARM instructions
git-svn-id: svn://svn.gna.org/svn/chrysalide/trunk@423 abbe820e-26c8-41b2-8c08-b7b2b41f8b0a
Diffstat (limited to 'src/arch/arm/v7/pseudo.h')
-rw-r--r--src/arch/arm/v7/pseudo.h117
1 files changed, 117 insertions, 0 deletions
diff --git a/src/arch/arm/v7/pseudo.h b/src/arch/arm/v7/pseudo.h
new file mode 100644
index 0000000..e46c3fc
--- /dev/null
+++ b/src/arch/arm/v7/pseudo.h
@@ -0,0 +1,117 @@
+
+/* Chrysalide - Outil d'analyse de fichiers binaires
+ * pseudo.h - prototypes pour l'implémentation des pseudo-fonctions de spécification
+ *
+ * Copyright (C) 2014 Cyrille Bagard
+ *
+ * This file is part of Chrysalide.
+ *
+ * OpenIDA is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 3 of the License, or
+ * (at your option) any later version.
+ *
+ * OpenIDA is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with Foobar. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+
+#ifndef _ARCH_ARM_V7_PSEUDO_H
+#define _ARCH_ARM_V7_PSEUDO_H
+
+
+#include <stdbool.h>
+#include <stdint.h>
+
+
+
+/**
+ * § A2.2.1 - Integer arithmetic
+ */
+
+
+/* Traduit la fonction 'LSL_C'. */
+uint32_t armv7_lsl_c(uint32_t, unsigned int, unsigned int, bool *);
+
+/* Traduit la fonction 'LSL'. */
+uint32_t armv7_lsl(uint32_t, unsigned int, unsigned int);
+
+/* Traduit la fonction 'LSR_C'. */
+uint32_t armv7_lsr_c(uint32_t, unsigned int, unsigned int, bool *);
+
+/* Traduit la fonction 'LSR'. */
+uint32_t armv7_lsr(uint32_t, unsigned int, unsigned int);
+
+/* Traduit la fonction 'ASR_C'. */
+uint32_t armv7_asr_c(uint32_t, unsigned int, unsigned int, bool *);
+
+/* Traduit la fonction 'ASR'. */
+uint32_t armv7_asr(uint32_t, unsigned int, unsigned int);
+
+/* Traduit la fonction 'ROR_C'. */
+uint32_t armv7_ror_c(uint32_t, unsigned int, unsigned int, bool *);
+
+/* Traduit la fonction 'ROR'. */
+uint32_t armv7_ror(uint32_t, unsigned int, unsigned int);
+
+/* Traduit la fonction 'RRX_C'. */
+uint32_t armv7_rrx_c(uint32_t, unsigned int, bool *);
+
+/* Traduit la fonction 'RRX'. */
+uint32_t armv7_rrx(uint32_t, unsigned int, bool);
+
+
+
+/**
+ * § A5.2.4 - Modified immediate constants in ARM instructions
+ */
+
+
+/* Traduit la fonction 'ARMExpandImm_C'. */
+uint32_t armv7_arm_expand_imm_c(uint32_t, bool *);
+
+/* Traduit la fonction 'ARMExpandImm'. */
+uint32_t armv7_arm_expand_imm(uint32_t);
+
+
+
+/**
+ * § A8.4.3 - Pseudocode details of instruction-specified shifts and rotates
+ */
+
+
+typedef enum _SRType
+{
+ SRType_LSL,
+ SRType_LSR,
+ SRType_ASR,
+ SRType_ROR,
+ SRType_RRX
+
+} SRType;
+
+
+/* Traduit la fonction 'Shift_C'. */
+uint32_t armv7_shift_c(uint32_t, unsigned int, SRType, unsigned int, bool *);
+
+/* Traduit la fonction 'Shift'. */
+uint32_t armv7_shift(uint32_t, unsigned int, SRType, unsigned int, bool);
+
+
+
+/**
+ * § P.5.3 - Bitstring manipulation
+ */
+
+
+/* Traduit la fonction 'ZeroExtend'. */
+uint32_t armv7_zero_extend(uint32_t, unsigned int, unsigned int);
+
+
+
+#endif /* _ARCH_ARM_V7_PSEUDO_H */