summaryrefslogtreecommitdiff
path: root/plugins/arm/v7/opdefs/A88361_vpadal.d
diff options
context:
space:
mode:
Diffstat (limited to 'plugins/arm/v7/opdefs/A88361_vpadal.d')
-rw-r--r--plugins/arm/v7/opdefs/A88361_vpadal.d597
1 files changed, 597 insertions, 0 deletions
diff --git a/plugins/arm/v7/opdefs/A88361_vpadal.d b/plugins/arm/v7/opdefs/A88361_vpadal.d
new file mode 100644
index 0000000..79b542c
--- /dev/null
+++ b/plugins/arm/v7/opdefs/A88361_vpadal.d
@@ -0,0 +1,597 @@
+
+/* Chrysalide - Outil d'analyse de fichiers binaires
+ * ##FILE## - traduction d'instructions ARMv7
+ *
+ * Copyright (C) 2017 Cyrille Bagard
+ *
+ * This file is part of Chrysalide.
+ *
+ * Chrysalide is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 3 of the License, or
+ * (at your option) any later version.
+ *
+ * Chrysalide is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with Chrysalide. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+
+@title VPADAL
+
+@id 318
+
+@desc {
+
+ Vector Pairwise Add and Accumulate Long adds adjacent pairs of elements of a vector, and accumulates the results into the elements of the destination vector. The vectors can be doubleword or quadword. The operand elements can be 8-bit, 16-bit, or 32-bit integers. The result elements are twice the length of the operand elements. Figure A8-2 shows an example of the operation of VPADAL. Dm + + Dd Figure A8-2 VPADAL doubleword operation for data type S16 Depending on settings in the CPACR, NSACR, and HCPTR registers, and the security state and mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. Summary of access controls for Advanced SIMD functionality on page B1-1232 summarizes these controls. ARM deprecates the conditional execution of any Advanced SIMD instruction encoding that is not also available as a VFP instruction encoding, see Conditional execution on page A8-288.
+
+}
+
+@encoding (T1) {
+
+ @word 1 1 1 1 1 1 1 1 1 D(1) 1 1 size(2) 0 0 Vd(4) 0 1 1 0 op(1) Q(1) M(1) 0 Vm(4)
+
+ @syntax {
+
+ @subid 1513
+
+ @assert {
+
+ Q == 1
+ size == 0
+ op == 0
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s8 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1514
+
+ @assert {
+
+ Q == 1
+ size == 1
+ op == 0
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s16 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1515
+
+ @assert {
+
+ Q == 1
+ size == 10
+ op == 0
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s32 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1516
+
+ @assert {
+
+ Q == 1
+ size == 0
+ op == 1
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u8 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1517
+
+ @assert {
+
+ Q == 1
+ size == 1
+ op == 1
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u16 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1518
+
+ @assert {
+
+ Q == 1
+ size == 10
+ op == 1
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u32 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1519
+
+ @assert {
+
+ Q == 0
+ size == 0
+ op == 0
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s8 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1520
+
+ @assert {
+
+ Q == 0
+ size == 1
+ op == 0
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s16 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1521
+
+ @assert {
+
+ Q == 0
+ size == 10
+ op == 0
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s32 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1522
+
+ @assert {
+
+ Q == 0
+ size == 0
+ op == 1
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u8 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1523
+
+ @assert {
+
+ Q == 0
+ size == 1
+ op == 1
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u16 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1524
+
+ @assert {
+
+ Q == 0
+ size == 10
+ op == 1
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u32 dwvec_D dwvec_M
+
+ }
+
+}
+
+@encoding (A1) {
+
+ @word 1 1 1 1 1 1 1 1 1 D(1) 1 1 size(2) 0 0 Vd(4) 0 1 1 0 op(1) Q(1) M(1) 0 Vm(4)
+
+ @syntax {
+
+ @subid 1525
+
+ @assert {
+
+ Q == 1
+ size == 0
+ op == 0
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s8 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1526
+
+ @assert {
+
+ Q == 1
+ size == 1
+ op == 0
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s16 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1527
+
+ @assert {
+
+ Q == 1
+ size == 10
+ op == 0
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s32 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1528
+
+ @assert {
+
+ Q == 1
+ size == 0
+ op == 1
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u8 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1529
+
+ @assert {
+
+ Q == 1
+ size == 1
+ op == 1
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u16 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1530
+
+ @assert {
+
+ Q == 1
+ size == 10
+ op == 1
+
+ }
+
+ @conv {
+
+ qwvec_D = QuadWordVector(D:Vd)
+ qwvec_M = QuadWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u32 qwvec_D qwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1531
+
+ @assert {
+
+ Q == 0
+ size == 0
+ op == 0
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s8 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1532
+
+ @assert {
+
+ Q == 0
+ size == 1
+ op == 0
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s16 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1533
+
+ @assert {
+
+ Q == 0
+ size == 10
+ op == 0
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.s32 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1534
+
+ @assert {
+
+ Q == 0
+ size == 0
+ op == 1
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u8 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1535
+
+ @assert {
+
+ Q == 0
+ size == 1
+ op == 1
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u16 dwvec_D dwvec_M
+
+ }
+
+ @syntax {
+
+ @subid 1536
+
+ @assert {
+
+ Q == 0
+ size == 10
+ op == 1
+
+ }
+
+ @conv {
+
+ dwvec_D = DoubleWordVector(D:Vd)
+ dwvec_M = DoubleWordVector(M:Vm)
+
+ }
+
+ @asm vpadal.u32 dwvec_D dwvec_M
+
+ }
+
+}
+
generated by cgit v0.11.2-87-g4458 at 2024-05-05 06:28:13 (GMT)