summaryrefslogtreecommitdiff
path: root/src/analysis/disass
AgeCommit message (Expand)Author
2017-11-26Increased the reference counter for provided operands and updated code.Cyrille Bagard
2017-11-12Provided a way to wait for analysis endings without signals.Cyrille Bagard
2017-08-22Reorganized the global variables for the work queue singleton.Cyrille Bagard
2017-08-17Computed an initial basic location by default when collecting areas to disass...Cyrille Bagard
2017-08-13Listed all errors occurred while loading a binary file.Cyrille Bagard
2017-08-07Stored all errors detected when loading and disassembling a binary file.Cyrille Bagard
2017-08-05Protected a bit stronger the access to the bitfield of the instructions cover...Cyrille Bagard
2017-08-05Handled any partial replaced instruction when replacing instructions.Cyrille Bagard
2017-07-15Skipped out of bound routine when computing basic blocks.Cyrille Bagard
2017-07-12Fixed the computation of dominators for the loops detection.Cyrille Bagard
2017-07-12Removed the too complex memory share system.Cyrille Bagard
2017-05-23Fixed memory leaks by destroying delayed works after processing.Cyrille Bagard
2017-05-22Fixed a memory leak with the built list of disassembling areas.Cyrille Bagard
2017-05-16Merged routines into symbols.Cyrille Bagard
2017-05-14Processed all the routines using the symbol list.Cyrille Bagard
2017-05-14Begun to clean the symbol interface.Cyrille Bagard
2017-05-11Handled preloaded instructions located in two cut areas (ELF overlapping).Cyrille Bagard
2017-05-10Removed the link to binary content used for printing from instructions.Cyrille Bagard
2017-05-10Rewritten the whole bitfield management.Cyrille Bagard
2017-05-07Made the preloading process work as intended.Cyrille Bagard
2017-05-05Inserted preloaded format information from instructions instead of symbols.Cyrille Bagard
2017-04-22Shared target operands in memory when possible.Cyrille Bagard
2017-04-20Shared immediate operands in order to avoid useless allocations.Cyrille Bagard
2017-04-13Simplified the way links between instructions are handled.Cyrille Bagard
2017-03-30Discriminated between tests for set and unset ranges of bits.Cyrille Bagard
2017-03-29Handled areas which are not allocated in memory.Cyrille Bagard
2017-03-23Restricted an instruction iterator to a given memory range if requested.Cyrille Bagard
2017-03-19Removed the useless STP_FUNCTION symbol type.Cyrille Bagard
2017-03-15Checked the remaining space before inserting new instructions.Cyrille Bagard
2017-03-11Fixed a memory leak in the disassembling process.Cyrille Bagard
2017-03-08Reduced the number of produced reference links.Cyrille Bagard
2017-03-08Fixed conditions for adding missing natural execution flow links.Cyrille Bagard
2017-03-08Removed the instruction link type meaning there is no link.Cyrille Bagard
2017-03-06Locked access to instruction operands when needed.Cyrille Bagard
2017-03-02Filled rendering lines with relative binary contents.Cyrille Bagard
2017-02-14Fixed the creation of distribution tarballs.Cyrille Bagard
2017-01-27Established natural links between instructions only when relevant.Cyrille Bagard
2017-01-22Updated virtual addresses when filling the gap between two binary areas.Cyrille Bagard
2017-01-20Given valid addresses to prologue lines.Cyrille Bagard
2017-01-20Ensured all block closing marks have an existing address.Cyrille Bagard
2017-01-15Improved symbol resolving using fully defined locations.Cyrille Bagard
2017-01-15Ensured that symbols always take priority over the disassembled code.Cyrille Bagard
2017-01-06Handled some special cases of instruction replacements when disassembling.Cyrille Bagard
2017-01-02Unlinked instructions to save memory.Cyrille Bagard
2016-12-31Updated all copyrights.Cyrille Bagard
2016-12-31Loaded binaires without blocking the GUI during the process.Cyrille Bagard
2016-12-30Rewritten the line buffers using generators and on-demand building to save me...Cyrille Bagard
2016-12-29Validated a safety check.Cyrille Bagard
2016-12-29Cut binary data into several areas using all the available CPUs and less memory.Cyrille Bagard
2016-12-23Collected the loaded instructions using all available processors.Cyrille Bagard