blob: b70e57cab30b9ea35dcdc1e2d866d81ffc060c18 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Chrysalide. If not, see <http://www.gnu.org/licenses/>.
*/
@title SRS (ARM)
@id 371
@desc {
Store Return State stores the LR and SPSR of the current mode to the stack of a specified mode. For information about memory accesses see Memory accesses on page A8-294. SRS is: • UNDEFINED in Hyp mode • UNPREDICTABLE if: — it is executed in User or System mode — it attempts to store the Monitor mode SP when in Non-secure state — NSACR.RFR is set to 1 and it attempts to store the FIQ mode SP when in Non-secure state — if it attempts to store the Hyp mode SP.
}
@encoding (A1) {
@word 1 1 1 1 1 0 0 P(1) U(1) 1 W(1) 0 1 1 0 1 0 0 0 0 0 1 0 1 0 0 0 mode(5)
@syntax {
@subid 2037
@assert {
P == 0
U == 0
}
@conv {
reg_SP = Register(13)
wb_reg = WrittenBackReg(reg_SP, W)
direct_mode = UInt(mode)
}
@asm srsda wb_reg direct_mode
}
@syntax {
@subid 2038
@assert {
P == 1
U == 0
}
@conv {
reg_SP = Register(13)
wb_reg = WrittenBackReg(reg_SP, W)
direct_mode = UInt(mode)
}
@asm srsdb wb_reg direct_mode
}
@syntax {
@subid 2039
@assert {
P == 0
U == 1
}
@conv {
reg_SP = Register(13)
wb_reg = WrittenBackReg(reg_SP, W)
direct_mode = UInt(mode)
}
@asm srsia wb_reg direct_mode
}
@syntax {
@subid 2040
@assert {
P == 1
U == 1
}
@conv {
reg_SP = Register(13)
wb_reg = WrittenBackReg(reg_SP, W)
direct_mode = UInt(mode)
}
@asm srsib wb_reg direct_mode
}
}
|
