blob: 82d49071c8cba2ad5aa489b64eb9bb5607d8d7d2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Chrysalide. If not, see <http://www.gnu.org/licenses/>.
*/
@title ADD (SP plus register, Thumb)
@id 9
@desc {
This instruction adds an optionally-shifted register value to the SP value, and writes the result to the destination register.
}
@encoding (t1) {
@half 0 1 0 0 0 1 0 0 DM(1) 1 1 0 1 Rdm(3)
@syntax {
@conv {
reg_D = Register(DM:Rdm)
reg_SP = Register(13)
reg_M = Register(DM:Rdm)
}
@asm add ?reg_D reg_SP reg_M
}
}
@encoding (t2) {
@half 0 1 0 0 0 1 0 0 1 Rm(4) 1 0 1
@syntax {
@conv {
reg_D = Register(13)
reg_SP = Register(13)
reg_M = Register(Rm)
}
@asm add ?reg_D reg_SP reg_M
}
}
@encoding (T3) {
@word 1 1 1 0 1 0 1 1 0 0 0 S(1) 1 1 0 1 0 imm3(3) Rd(4) imm2(2) type(2) Rm(4)
@syntax {
@assert {
S == 0
}
@conv {
reg_D = Register(Rd)
reg_SP = Register(13)
reg_M = Register(Rm)
shift = DecodeImmShift(type, imm3:imm2)
}
@asm add.w ?reg_D reg_SP reg_M ?shift
}
@syntax {
@assert {
S == 1
}
@conv {
reg_D = Register(Rd)
reg_SP = Register(13)
reg_M = Register(Rm)
shift = DecodeImmShift(type, imm3:imm2)
}
@asm adds.w ?reg_D reg_SP reg_M ?shift
}
}
|
