blob: 8851ea2cfd2ea31afe13d9b6fed80affa9f37a50 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Chrysalide. If not, see <http://www.gnu.org/licenses/>.
*/
@title LDR (register, Thumb)
@id 64
@desc {
Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted. For information about memory accesses, see Memory accesses on page A8-294. The Thumb form of LDR (register) does not support register writeback.
}
@encoding (t1) {
@half 0 1 0 1 1 0 0 Rm(3) Rn(3) Rt(3)
@syntax {
@subid 180
@conv {
reg_T = Register(Rt)
reg_N = Register(Rn)
reg_M = Register(Rm)
maccess = MemAccessOffset(reg_N, reg_M)
}
@asm ldr reg_T maccess
}
}
@encoding (T2) {
@word 1 1 1 1 1 0 0 0 0 1 0 1 Rn(4) Rt(4) 0 0 0 0 0 0 imm2(2) Rm(4)
@syntax {
@subid 181
@conv {
reg_T = Register(Rt)
reg_N = Register(Rn)
reg_M = Register(Rm)
shift = FixedShift(SRType_LSL, imm2)
maccess = MemAccessOffsetExtended(reg_N, reg_M, shift)
}
@asm ldr.w reg_T maccess
}
}
|
