blob: 41ce6b37e09e7fa565ad429f45795d160e76b26f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2015 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Foobar. If not, see <http://www.gnu.org/licenses/>.
*/
@title SUB (immediate, Thumb)
@desc This instruction subtracts an immediate value from a register value, and writes the result to the destination register. It can optionally update the condition flags based on the result.
@encoding (t1) {
@half 0 0 0 1 1 1 1 imm3(3) Rn(3) Rd(3)
@syntax "subs" <reg_D> <reg_N> <imm32>
@conv {
reg_D = Register(Rd)
reg_N = Register(Rn)
imm32 = ZeroExtend(imm3, 32)
}
}
@encoding (t2) {
@half 0 0 1 1 1 Rdn(3) imm8(8)
@syntax "subs" <reg_DN> <imm32>
@conv {
reg_DN = Register(Rdn)
imm32 = ZeroExtend(imm8, 32)
}
}
@encoding (T3) {
@word 1 1 1 1 0 i(1) 0 1 1 0 1 S(1) Rn(4) 0 imm3(3) Rd(4) imm8(8)
@syntax <reg_D> <reg_N> <imm32>
@conv {
reg_D = Register(Rd)
reg_N = Register(Rn)
setflags = (S == '1')
imm32 = ThumbExpandImm(i:imm3:imm8)
}
@rules {
if (setflags); chk_call ExtendKeyword("s")
chk_call ExtendKeyword(".w")
}
}
@encoding (T4) {
@word 1 1 1 1 0 i(1) 1 0 1 0 1 0 Rn(4) 0 imm3(3) Rd(4) imm8(8)
@syntax "subw" <reg_D> <reg_N> <imm32>
@conv {
reg_D = Register(Rd)
reg_N = Register(Rn)
imm32 = ZeroExtend(i:imm3:imm8, 32)
}
}
|
