blob: 9c29624016898f56e1a13421179f4dc940101254 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
|
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
* Copyright (C) 2014 Cyrille Bagard
*
* This file is part of Chrysalide.
*
* Chrysalide is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 3 of the License, or
* (at your option) any later version.
*
* Chrysalide is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with Foobar. If not, see <http://www.gnu.org/licenses/>.
*/
@title SUB (SP minus immediate)
@encoding(t1) {
@half 1 0 1 1 0 0 0 0 1 imm7(7)
@syntax <SP1> <SP2> <const>
@conv {
SP1 = Register(13)
SP2 = Register(13)
const = ZeroExtend(imm7:'00', 9, 32);
}
@rules {
//setflags = FALSE
}
}
@encoding(T2) {
@word 1 1 1 1 0 i(1) 0 1 1 0 1 S(1) 1 1 0 1 0 imm3(3) Rd(4) imm8(8)
@syntax {S} ".W" <Rd> <SP> <const>
@conv {
S = SetFlags(S)
Rd = Register(Rd)
SP = Register(13)
const = ThumbExpandImm(i:imm3:imm8)
}
@rules {
//if Rd == '1111' && S == '1' then SEE CMP (immediate);
//if d == 15 && S == '0' then UNPREDICTABLE;
}
}
@encoding(T3) {
@word 1 1 1 1 0 i(1) 1 0 1 0 1 0 1 1 0 1 0 imm3(3) Rd(4) imm8(8)
@syntax "subw" <Rd> <SP> <const>
@conv {
Rd = Register(Rd)
SP = Register(13)
const = ZeroExtend((i:imm3:imm8, 12, 32)
}
@rules {
//if d == 15 then UNPREDICTABLE;
}
}
@encoding(A1) {
@word cond(4) 0 0 1 0 0 1 0 S(1) 1 1 0 1 Rd(4) imm12(12)
@syntax {S} {c} <Rd> <SP> <const>
@conv {
S = SetFlags(S)
c = Condition(cond)
Rd = Register(Rd)
SP = Register(13)
const = ARMExpandImm(imm12)
}
@rules {
//if Rd == '1111' && S == '1' then SEE SUBS PC, LR and related instructions;
}
}
|
