summaryrefslogtreecommitdiff
path: root/plugins/arm/v7/opdefs/ldrb_A8867.d
diff options
context:
space:
mode:
Diffstat (limited to 'plugins/arm/v7/opdefs/ldrb_A8867.d')
-rw-r--r--plugins/arm/v7/opdefs/ldrb_A8867.d81
1 files changed, 81 insertions, 0 deletions
diff --git a/plugins/arm/v7/opdefs/ldrb_A8867.d b/plugins/arm/v7/opdefs/ldrb_A8867.d
new file mode 100644
index 0000000..2dea64e
--- /dev/null
+++ b/plugins/arm/v7/opdefs/ldrb_A8867.d
@@ -0,0 +1,81 @@
+
+/* Chrysalide - Outil d'analyse de fichiers binaires
+ * ##FILE## - traduction d'instructions ARMv7
+ *
+ * Copyright (C) 2015 Cyrille Bagard
+ *
+ * This file is part of Chrysalide.
+ *
+ * Chrysalide is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 3 of the License, or
+ * (at your option) any later version.
+ *
+ * Chrysalide is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with Foobar. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+
+@title LDRB (immediate, Thumb)
+
+@desc Load Register Byte (immediate) calculates an address from a base register value and an immediate offset, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses on page A8-294.
+
+@encoding (t1) {
+
+ @half 0 1 1 1 1 imm5(5) Rn(3) Rt(3)
+
+ @syntax <reg_T> <mem_access>
+
+ @conv {
+
+ reg_T = Register(Rt)
+ reg_N = Register(Rn)
+ imm32 = ZeroExtend(imm5, 32)
+ mem_access = MakeMemoryAccess(reg_N, imm32, NULL, true, true, false)
+
+ }
+
+}
+
+@encoding (T2) {
+
+ @word 1 1 1 1 1 0 0 0 1 0 0 1 Rn(4) Rt(4) imm12(12)
+
+ @syntax ".W" <reg_T> <mem_access>
+
+ @conv {
+
+ reg_T = Register(Rt)
+ reg_N = Register(Rn)
+ imm32 = ZeroExtend(imm12, 32)
+ mem_access = MakeMemoryAccess(reg_N, imm32, NULL, true, true, false)
+
+ }
+
+}
+
+@encoding (T3) {
+
+ @word 1 1 1 1 1 0 0 0 0 0 0 1 Rn(4) Rt(4) 1 P(1) U(1) W(1) imm8(8)
+
+ @syntax <reg_T> <mem_access>
+
+ @conv {
+
+ reg_T = Register(Rt)
+ reg_N = Register(Rn)
+ imm32 = ZeroExtend(imm8, 32)
+ index = (P == '1')
+ add = (U == '1')
+ wback = (W == '1')
+ mem_access = MakeMemoryAccess(reg_N, imm32, NULL, index, add, wback)
+
+ }
+
+}
+