summaryrefslogtreecommitdiff
path: root/plugins/arm/v7/opdefs/orn_A88120.d
diff options
context:
space:
mode:
Diffstat (limited to 'plugins/arm/v7/opdefs/orn_A88120.d')
-rw-r--r--plugins/arm/v7/opdefs/orn_A88120.d49
1 files changed, 39 insertions, 10 deletions
diff --git a/plugins/arm/v7/opdefs/orn_A88120.d b/plugins/arm/v7/opdefs/orn_A88120.d
index b823b6c..339dd5d 100644
--- a/plugins/arm/v7/opdefs/orn_A88120.d
+++ b/plugins/arm/v7/opdefs/orn_A88120.d
@@ -2,7 +2,7 @@
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
- * Copyright (C) 2015 Cyrille Bagard
+ * Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
@@ -23,26 +23,55 @@
@title ORN (immediate)
-@desc Bitwise OR NOT (immediate) performs a bitwise (inclusive) OR of a register value and the complement of an immediate value, and writes the result to the destination register. It can optionally update the condition flags based on the result.
+@id 119
+
+@desc {
+
+ Bitwise OR NOT (immediate) performs a bitwise (inclusive) OR of a register value and the complement of an immediate value, and writes the result to the destination register. It can optionally update the condition flags based on the result.
+
+}
@encoding (T1) {
@word 1 1 1 1 0 i(1) 0 0 0 1 1 S(1) Rn(4) 0 imm3(3) Rd(4) imm8(8)
- @syntax <reg_D> <reg_N> <imm32>
+ @syntax {
+
+ @assert {
+
+ S == 0
+
+ }
+
+ @conv {
- @conv {
+ reg_D = Register(Rd)
+ reg_N = Register(Rn)
+ const = ThumbExpandImm_C(i:imm3:imm8, APSR_C)
- reg_D = Register(Rd)
- reg_N = Register(Rn)
- setflags = (S == '1')
- imm32 = ThumbExpandImm_C(i:imm3:imm8, 0)
+ }
+
+ @asm orn ?reg_D reg_N const
}
- @rules {
+ @syntax {
+
+ @assert {
+
+ S == 1
+
+ }
+
+ @conv {
+
+ reg_D = Register(Rd)
+ reg_N = Register(Rn)
+ const = ThumbExpandImm_C(i:imm3:imm8, APSR_C)
+
+ }
- if (setflags); chk_call ExtendKeyword("s")
+ @asm orns ?reg_D reg_N const
}