summaryrefslogtreecommitdiff
path: root/plugins/arm/v7/opdefs/usat_A88266.d
diff options
context:
space:
mode:
Diffstat (limited to 'plugins/arm/v7/opdefs/usat_A88266.d')
-rw-r--r--plugins/arm/v7/opdefs/usat_A88266.d48
1 files changed, 31 insertions, 17 deletions
diff --git a/plugins/arm/v7/opdefs/usat_A88266.d b/plugins/arm/v7/opdefs/usat_A88266.d
index 55de21a..c89d083 100644
--- a/plugins/arm/v7/opdefs/usat_A88266.d
+++ b/plugins/arm/v7/opdefs/usat_A88266.d
@@ -2,7 +2,7 @@
/* Chrysalide - Outil d'analyse de fichiers binaires
* ##FILE## - traduction d'instructions ARMv7
*
- * Copyright (C) 2015 Cyrille Bagard
+ * Copyright (C) 2017 Cyrille Bagard
*
* This file is part of Chrysalide.
*
@@ -23,20 +23,30 @@
@title USAT
-@desc Unsigned Saturate saturates an optionally-shifted signed value to a selected unsigned range. The Q flag is set if the operation saturates.
+@id 265
+
+@desc {
+
+ Unsigned Saturate saturates an optionally-shifted signed value to a selected unsigned range. The Q flag is set if the operation saturates.
+
+}
@encoding (T1) {
@word 1 1 1 1 0 0 1 1 1 0 sh(1) 0 Rn(4) 0 imm3(3) Rd(4) imm2(2) 0 sat_imm(5)
- @syntax <reg_D> <saturate_to> <reg_N> <?shift>
+ @syntax {
+
+ @conv {
- @conv {
+ reg_D = Register(Rd)
+ saturate_to = UInt(sat_imm)
+ reg_N = Register(Rn)
+ shift = DecodeImmShift(sh:'0', imm3:imm2)
- reg_D = Register(Rd)
- reg_N = Register(Rn)
- saturate_to = UInt(sat_imm)
- shift = DecodeImmShift(sh:'0', imm3:imm2)
+ }
+
+ @asm usat reg_D saturate_to reg_N ?shift
}
@@ -46,20 +56,24 @@
@word cond(4) 0 1 1 0 1 1 1 sat_imm(5) Rd(4) imm5(5) sh(1) 0 1 Rn(4)
- @syntax <reg_D> <saturate_to> <reg_N> <?shift>
+ @syntax {
- @conv {
+ @conv {
- reg_D = Register(Rd)
- reg_N = Register(Rn)
- saturate_to = UInt(sat_imm)
- shift = DecodeImmShift(sh:'0', imm5)
+ reg_D = Register(Rd)
+ saturate_to = UInt(sat_imm)
+ reg_N = Register(Rn)
+ shift = DecodeImmShift(sh:'0', imm5)
- }
+ }
+
+ @asm usat reg_D saturate_to reg_N ?shift
+
+ @rules {
- @rules {
+ check g_arm_instruction_set_cond(cond)
- chk_call StoreCondition(cond)
+ }
}