summaryrefslogtreecommitdiff
path: root/src/arch/arm/v7/opdefs/ldrsb_A8885.d
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/arm/v7/opdefs/ldrsb_A8885.d')
-rw-r--r--src/arch/arm/v7/opdefs/ldrsb_A8885.d63
1 files changed, 0 insertions, 63 deletions
diff --git a/src/arch/arm/v7/opdefs/ldrsb_A8885.d b/src/arch/arm/v7/opdefs/ldrsb_A8885.d
deleted file mode 100644
index 6cb1d34..0000000
--- a/src/arch/arm/v7/opdefs/ldrsb_A8885.d
+++ /dev/null
@@ -1,63 +0,0 @@
-
-/* Chrysalide - Outil d'analyse de fichiers binaires
- * ##FILE## - traduction d'instructions ARMv7
- *
- * Copyright (C) 2015 Cyrille Bagard
- *
- * This file is part of Chrysalide.
- *
- * Chrysalide is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 3 of the License, or
- * (at your option) any later version.
- *
- * Chrysalide is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with Foobar. If not, see <http://www.gnu.org/licenses/>.
- */
-
-
-@title LDRSB (literal)
-
-@desc Load Register Signed Byte (literal) calculates an address from the PC value and an immediate offset, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see Memory accesses on page A8-294.
-
-@encoding (T1) {
-
- @word 1 1 1 1 1 0 0 1 U(1) 0 0 1 1 1 1 1 Rt(4) imm12(12)
-
- @syntax <reg_T> <imm32>
-
- @conv {
-
- reg_T = Register(Rt)
- imm32 = ZeroExtend(imm12, 32)
-
- }
-
-}
-
-@encoding (A1) {
-
- @word cond(4) 0 0 0 1 U(1) 1 0 1 1 1 1 1 Rt(4) imm4H(4) 1 1 0 1 imm4L(4)
-
- @syntax <reg_T> <imm32>
-
- @conv {
-
- reg_T = Register(Rt)
- imm32 = ZeroExtend(imm4H:imm4L, 32)
-
- }
-
- @rules {
-
- chk_call StoreCondition(cond)
-
- }
-
-}
-